Jobs
Indexed directly from employers. Every age is their own publish date.
Indexed directly from employers. Every age is their own publish date.
Indexed directly from employers. Every age is their own publish date.
Searching titles and descriptions for “Senior ASIC Design Verification Engineer - LPU”. A match may be a passing mention rather than the job itself. Titles only.
3 roles across 7 listings · show every listing
…NVIDIA is seeking best-in-class ASIC Verification Engineers to verify the design and implementation of the world’s leading inference accelerator. This position…
…Articulating formal verification coverage to partners. Developing advanced formal verification environments and methodologies for complex ASIC designs, including building automated flows for scalability and…
…A proven track record developing groundbreaking ASIC design frameworks and flows. First-hand experience with RTL, functional verification, formal verification, or physical design would…