Jobs
Indexed directly from employers. Every age is their own publish date.
Indexed directly from employers. Every age is their own publish date.
Indexed directly from employers. Every age is their own publish date.
Searching titles and descriptions for “Senior ASIC Design Engineer – Clocks IP”. A match may be a passing mention rather than the job itself. Titles only.
36 roles across 41 listings · show every listing · page 2 of 2
…Engineering Group > Systems Engineering General Summary: Job Summary: 4-8 years of experience in Emulation of complex Qualcomm propriety DSP IP DSP design team…
…We are now looking for a motivated ASIC Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and…
…We are looking for an Senior ASIC Design Engineer to join our Circuit Solutions Group! In this position, you'll make a real impact…
…A senior UCIE engineer on our team needs to be able to work with vendors and internal design teams, understand UCIe timings and features…
…clock and reset architecture, based on IP and product requirements. This involves working with a broad group of IP architects, designers, verification, Physical Design…
…OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. OR…
…We are now looking for a motivated Senior Timing Closure Engineer to join our dynamic and growing Circuit Solutions Group! If you are a…
The NVIDIA Clocks Team is looking for an excellent Senior ASIC Verification engineer with extensive experience in Design Verification. The NVIDIA Clocks Team is…
…We are seeking a Senior Engineering Leader – in the area of Silicon Design Verification to lead one or more high-caliber verification teams in…
We are now looking for a Senior Circuit Design Engineer! NVIDIA stands at the intersection of hardware excellence and AI breakthrough, where every line…
…considered for Engineer, Senior Engineer, Staff Engineer, or Principal Engineer opportunities. Physical Design responsibilities include floorplanning, power planning, place and route, clock tree synthesis…