Jobs
Indexed directly from employers. Every age is their own publish date.
Workplace
Age
Searching titles and descriptions for “Design Verification Engineer — Memory Subsystem”. A match may be a passing mention rather than the job itself. Titles only.
42 roles across 44 listings · show every listing · page 1 of 2
11dDesign Verification Engineer — Memory Subsystem…Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm is seeking a motivated and experienced Design Verification Engineer to join its memory subsystem verification…
9dHardware Development Engineer, Amazon Ring Vietnam Design CenterAmazonHardware Development…in Electrical Engineering or equivalent - 5+ years of hardware design and validation of components, subsystems and systems experience - Experience in hardware design and validation…
- 9dWireless Software Engineer
…As a Modem Software Engineer, you will design, develop, and optimize real-time embedded software for Qualcomm's modem subsystem (MPSS). You will work…
9dSenior SOC Verification Engineer…Engineering, Computer Science or a related degree 6+ years of verification experience working on CPU/SOC designs 2+ years of design for debug verification…
- 10dCPU Post Silicon Power and Performance Engineer, Senior/Staff - Cork, Ireland
…Process, sanitize, analyze, and interpret large datasets to derive meaningful engineering insights and recommendations. Collaborate closely with architecture, design, verification, firmware, and software teams…
- 12dSenior Verification Engineer
…Work alongside brilliant engineers on NVIDIA's next generation CPU Verify micro-architecture/architecture features at unit level or subsystem or full chip testbenches…
- 12dAI System Architect (NPU / GPU / Interconnect)
…Drive HW/SW co-design across architecture, compiler, runtime, driver, and framework layers. Lead performance analysis and optimization across compute, memory, and communication subsystems…
- 12dSenior Silicon Engineer
…You will work on advanced subsystem design spanning microarchitecture, RTL implementation, integration, and design quality, with close collaboration across architecture, verification, firmware, system engineering…
- 13dSenior IP Micro-architect (RTL) - Sr Lead/Staff
…performance interconnect, memory, and protocol-centric IP solutions. • Drive design reviews, microarchitecture reviews, and technical decision-making across multiple projects. • Support verification planning, debug…
- 13dGSoC Design Verification Engineer
…As part of the Global SoC organization, our ASIC Design Verification Engineers bring deep expertise in CPUs, memory systems , High Bandwidth Compute (HBC), AI…
- 13dSoC Systems & Infrastructure Engineer (Design • Validation • Debug • FPGA • Emulation • Software)
…You will collaborate closely with architects, RTL designers, verification engineers, software developers, and validation teams to develop innovative solutions that improve product quality, accelerate…
- 16dCPU RTL Design Engineer (Senior/Staff) - Cambridge, UK
…Performance verification support. Help verify that the RTL design meets the performance goals. Design delivery. Work with multi-functional engineering team to implement and…
- 16dSr. Staff/Principal PCIE Subsystem Architect
…Minimum Qualifications: • Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience…
16dMac Systems Power Delivery Architect…Must possess knowledge of mixed-signal silicon processes, methodologies, design tools, verification tools, and back-end flows. Provide design simulations, calculations, and analytical models…
- 16dPrincipal Silicon Design Verification Manager
…Experience with formal verification, low-power verification, performance verification, or subsystem-level verification. Experience with security-oriented silicon subsystems, including crypto engines, memory protection…
- 17dPrincipal Firmware Engineer
…Experience in SoC architecture particularly ARM based SoC micro architecture(ARM v8/v9), firmware design, design verification. Silicon bringup and post silicon validation Experience…
17dSilicon Engineer…extending AI-assisted design, verification, or physical design flows Depth in memory subsystems, on-die interconnect, numerics, or low-power design Representative projects Writing…
- 18dASIC Design Verification Engineer (Santa Clara, CA)
…This is the Invention Age - and this is where you come in as an ASIC Design Verification Engineer The team is responsible for the…
18dRTL Design Technical Lead, Networking, Google CloudGoogleTel Aviv, Israel; Haifa, Israel…arithmetic units, bus architectures, processor design, accelerators, or memory hierarchies. Experience developing RTL for ASIC subsystems. Preferred qualifications: Experience working with design networking like…
- 18dSenior Design Engineer, Networking, Google CloudGoogleTel Aviv, Israel; Haifa, Israel
…ASIC subsystems. Experience in micro-architecture, design, verification, logic synthesis, and timing closure. Preferred qualifications: Experience working with design networking: Remote Direct Memory Access…
- 19dSenior IP Design Verification Engineer - XBAR IP
NVIDIA is seeking an elite Senior Verification Engineer to verify the design and implementation of the next generation of memory subsystem units for the…
- 19dCPU Micro-architect/RTL Designer
…Performance verification support. Help verify that the RTL design meets the performance goals. Design delivery. Work with multi-functional engineering team to implement and…
- 19dStaff Firmware Engineer, AI Native, Edge ML
…blowing the memory budget. This is a hybrid role by design, and both halves are non-negotiable. You are a firmware engineer first — deeply…
- 20dSenior Design Verification Engineer - Interconnect IP
…Responsible for verifying the ASIC design, architecture and micro-architecture of the GPU memory subsystem unit using advanced verification methodologies. Expected to understand the…
- 22dSenior Memory Subsystem Architect
…Come join our diverse team and see how you can make a lasting impact on the world! NVIDIA is seeking a motivated memory subsystem…