Jobs
Indexed directly from employers. Every age is their own publish date.
Indexed directly from employers. Every age is their own publish date.
Indexed directly from employers. Every age is their own publish date.
Searching titles and descriptions for “Senior ASIC Verification Engineer, Low Power AI Subsystems”. A match may be a passing mention rather than the job itself. Titles only.
4 roles
…Engineers design component units of the Reconfigurable Dataflow Unit (RDU) ASICs behind our AI acceleration systems. You'll own blocks within a larger subsystem…
…About the role SambaNova Senior Hardware Design Engineers design component units of the Reconfigurable Dataflow Unit (RDU) ASICs deployed in our AI workload acceleration…
…Engineer to own verification for our next-generation RDU, the reconfigurable dataflow silicon behind our machine learning and AI systems. This is a senior…
…in subsystem design, low-power methodologies, and industry-standard AMBA protocols. Skills and Experience We Would Love to See Experience in ASIC design and…