Jobs
Indexed directly from employers. Every age is their own publish date.
Searching titles and descriptions for “CAD Engineer - Timing for Gate-Level Flows & Methodologies”. A match may be a passing mention rather than the job itself. Titles only.
4 roles across 7 listings · show every listing
3dSr. Manager, Physical Design Engineering, Annapurna Labs…for 2nm and beyond: PDK evaluation, reference flow development, PPA pathfinding, and adoption recommendations. - Define and deploy innovative RTL2GDS methodologies and CAD flows. Champion…
- 4dSr. PD Methodology Engineer, Annapurna Labs - Cloud Scale Machine Learning
…physical design and verification methodologies (RTL2GDS) for ML Accelerator chips in advanced nodes Drive Optimizations in CAD flows/methodologies for PPA and TAT improvements…
5dSenior Principal Hardware Emulation Engineer…About the role SambaNova is looking for a Senior Principal Engineer to build and own the hardware emulation models for our next-generation Reconfigurable…
5dSilicon Photonics EPM, Data Center SoC…CAD, Software, Hardware, Reliability, and Legal — defining test structure requirements, establishing robust electrical and optical testing methodologies, and ensuring all technical and compliance gates…