Jobs

Indexed directly from employers. Every age is their own publish date.

Jobs

Indexed directly from employers. Every age is their own publish date.

fable12 is not a job board. It is a record of how long each listing has actually been open, read straight from employers’ own hiring systems. Listings link to the employer; ages are the employer’s own publish date — how we know.

Not affiliated with any company listed. Boards last swept 23 Aug, 18:21 UTC.

RSS · Open longest · Ghost jobs · Engineering notes · For assistants

Jobs

Indexed directly from employers. Every age is their own publish date.

Search jobs

Company

▾

Job function

▾

Level

▾

Country

▾

Workplace

▾

Age

▾

Under a week1 1–4 weeks8 1–2 months3 2–12 months3 Over a year0

79 postings mention “Senior RTL Design Engineer” in the description

3 roles

Sort

32d
Senior SoC/RTL Design Engineer
QualcommASICS EngineeringSan Diego, CA
Apply Senior SoC/RTL Design Engineer at Qualcomm — opens Qualcomm’s own board
33d
Senior TPU RTL Design Engineer, Networking, Inter-Chip Interconnects
GoogleSunnyvale, CA, USA
Apply Senior TPU RTL Design Engineer, Networking, Inter-Chip Interconnects at Google — opens Google’s own board
2mo
Senior RTL Engineer, Interconnect Design
OpenAIScalingSan FranciscoHybrid
Apply Senior RTL Engineer, Interconnect Design at OpenAI — opens OpenAI’s own board

Search jobs

Company

▾

Job function

▾

Level

▾

Country

▾

Workplace

▾

Age

▾

Under a week1 1–4 weeks8 1–2 months3 2–12 months3 Over a year0

79 postings mention “Senior RTL Design Engineer” in the description

3 roles

Sort

32d
Senior SoC/RTL Design Engineer
QualcommASICS EngineeringSan Diego, CA
Apply Senior SoC/RTL Design Engineer at Qualcomm — opens Qualcomm’s own board
33d
Senior TPU RTL Design Engineer, Networking, Inter-Chip Interconnects
GoogleSunnyvale, CA, USA
Apply Senior TPU RTL Design Engineer, Networking, Inter-Chip Interconnects at Google — opens Google’s own board
2mo
Senior RTL Engineer, Interconnect Design
OpenAIScalingSan FranciscoHybrid
Apply Senior RTL Engineer, Interconnect Design at OpenAI — opens OpenAI’s own board