Skip to content

Jobs Companies Market How we know Blog

Jobs

Indexed directly from employers. Every age is their own publish date.

Search jobs

Company

▾

Job function

▾

Level

▾

Country

▾

Workplace

▾

Age

▾

fable12 is not a job board. It is a record of how long each listing has actually been open, read straight from employers’ own hiring systems. Listings link to the employer; ages are the employer’s own publish date — how we know.

Not affiliated with any company listed. Boards last swept 23 Aug, 08:33 UTC.

RSS · Open longest · Ghost jobs · Engineering notes · For assistants

Under a week4 1–4 weeks15 1–2 months26 2–12 months47 Over a year4

227 postings mention “ASIC Design Verification Engineer” in the description

26 roles · group by role · page 1 of 2

Sort

39d
ASIC Design Verification Engineer, TPU Compute
GoogleSunnyvale, CA, USAhalf of Google’s roles are under 17 days
Apply ASIC Design Verification Engineer, TPU Compute at Google — opens Google’s own board
2mo
ASIC Design Verification Engineer, TPU Cloud Compute
GoogleSunnyvale, CA, USAhalf of Google’s roles are under 17 days
Apply ASIC Design Verification Engineer, TPU Cloud Compute at Google — opens Google’s own board
39d
Sr. ASIC Design Verification Engineer (Silicon Engineering)
SpaceXSilicon EngineeringAustin, TX
Apply Sr. ASIC Design Verification Engineer (Silicon Engineering) at SpaceX — opens SpaceX’s own board
39d
Sr. ASIC Design Verification Engineer (Silicon Engineering)
SpaceXSilicon EngineeringIrvine, CA
Apply Sr. ASIC Design Verification Engineer (Silicon Engineering) at SpaceX — opens SpaceX’s own board
39d
Sr. ASIC Design Verification Engineer (Silicon Engineering)
SpaceXSilicon EngineeringPalo Alto, CA
Apply Sr. ASIC Design Verification Engineer (Silicon Engineering) at SpaceX — opens SpaceX’s own board
39d
Sr. ASIC Design Verification Engineer (Silicon Engineering)
SpaceXSilicon EngineeringRedmond, WA
Apply Sr. ASIC Design Verification Engineer (Silicon Engineering) at SpaceX — opens SpaceX’s own board
45d
Senior ASIC Verification Engineer - Networking Chip Design
NVIDIAEngineer, ASICShanghai, Shanghai
Apply Senior ASIC Verification Engineer - Networking Chip Design at NVIDIA — opens NVIDIA’s own board
51d
ASIC Engineer, Design Verification
MetaInfrastructureSunnyvale, CA; Austin, TX
Apply ASIC Engineer, Design Verification at Meta — opens Meta’s own board
52d
ASIC Engineer, Design Verification
MetaInfrastructureBangalore, India
Apply ASIC Engineer, Design Verification at Meta — opens Meta’s own board
52d
ASIC Engineer, Design Verification
MetaDesign & User ExperienceBangalore, India
Apply ASIC Engineer, Design Verification at Meta — opens Meta’s own board
52d
ASIC Engineer, Design Verification
MetaInfrastructureSunnyvale, CA; Austin, TX
Apply ASIC Engineer, Design Verification at Meta — opens Meta’s own board
59d
ASIC Engineer, Design Verification
MetaInfrastructureSunnyvale, CA; Austin, TX
Apply ASIC Engineer, Design Verification at Meta — opens Meta’s own board
38d
SOC Design Verification Engineer– Pre-Si/Post-Si Verification
QualcommASICS EngineeringTijuana, B.C.
Apply SOC Design Verification Engineer– Pre-Si/Post-Si Verification at Qualcomm — opens Qualcomm’s own board
39d
Senior Chip Design Verification Engineer
NVIDIAEngineer, ASICב"ש, South District
Apply Senior Chip Design Verification Engineer at NVIDIA — opens NVIDIA’s own board
39d
SOC Design Verification Engineer-Staff
QualcommASICS EngineeringSan Diego, CA
Apply SOC Design Verification Engineer-Staff at Qualcomm — opens Qualcomm’s own board
39d
SOC Design Verification Engineer
QualcommASICS EngineeringSan Diego, CA
Apply SOC Design Verification Engineer at Qualcomm — opens Qualcomm’s own board
39d
SOC Design Verification Engineer, Staff– Pre-Si/Post-Si Verification
QualcommASICS EngineeringTijuana, B.C.
Apply SOC Design Verification Engineer, Staff– Pre-Si/Post-Si Verification at Qualcomm — opens Qualcomm’s own board
39d
SOC Design Verification Engineer– Pre-Si/Post-Si Verification
QualcommASICS EngineeringTijuana, B.C.
Apply SOC Design Verification Engineer– Pre-Si/Post-Si Verification at Qualcomm — opens Qualcomm’s own board
40d
Security HW Design Verification Engineer, Senior - Cork, Ireland
QualcommASICS EngineeringCork, CO
Apply Security HW Design Verification Engineer, Senior - Cork, Ireland at Qualcomm — opens Qualcomm’s own board
45d
CAD Engineer on ML/AI for Design Verification
QualcommASICS EngineeringSan Diego, CA
Apply CAD Engineer on ML/AI for Design Verification at Qualcomm — opens Qualcomm’s own board
48d
Senior AI Verification Chip Design Engineer
NVIDIAEngineer, ASICTel Aviv-Yafo, Tel Aviv District; Yokne'am Illit, North District
Apply Senior AI Verification Chip Design Engineer at NVIDIA — opens NVIDIA’s own board
53d
SOC Design Verification Engineer – Data Center Solutions
QualcommASICS EngineeringSan Diego, CA
Apply SOC Design Verification Engineer – Data Center Solutions at Qualcomm — opens Qualcomm’s own board
54d
Design Verification Lead – Peripheral IP Group (UVM) - Haifa, Israel
QualcommASICS EngineeringHaifa, Haifa District
Apply Design Verification Lead – Peripheral IP Group (UVM) - Haifa, Israel at Qualcomm — opens Qualcomm’s own board
55d
Senior Design Verification Engineer - Hardware
NVIDIAEngineer, ASICShanghai, Shanghai
Apply Senior Design Verification Engineer - Hardware at NVIDIA — opens NVIDIA’s own board
56d
Senior Chip Design Verification Engineer
NVIDIAEngineer, ASICYokne'am Illit, North District
Apply Senior Chip Design Verification Engineer at NVIDIA — opens NVIDIA’s own board